# Device Scaling Considerations for Nanophotonic CMOS Global Interconnects

Sasikanth Manipatruni, Member, IEEE, Michal Lipson, Fellow, IEEE, and Ian A. Young, Fellow, IEEE

Abstract—We introduce an analytical framework to understand the path for scaling nanophotonic interconnects to meet the energy and footprint requirements of CMOS global interconnects. We derive the device requirements for sub-100 fJ/cm/bit interconnects including tuning power, serialization–deserialization energy, and optical insertion losses. Using CMOS with integrated nanophotonics as an example platform, we derive the energy/bit, linear, and areal bandwidth density of optical interconnects. We also derive the targets for device performance which indicate the need for continued improvements in insertion losses (<8 dB), laser efficiency, operational speeds (>40 Gb/s), tuning power (<100  $\mu$ W/nm), serialization–deserialization (<10 fJ/bit/Operation), and necessity for spectrally selective devices with wavelength multiplexing (>6 channels).

*Index Terms*—Coupled resonators, integrated optics devices, integrated optoelectronic circuits, switching.

#### I. INTRODUCTION

### A. A. Framework for Scaling CMOS Nanophotonic Global Interconnects

**I** NCREASING computational demands of enterprise and datacom (DC) applications [1], [2] have created a need for scalable interconnect solutions for high-performance computing (HPC). While the present industry focus is on the adoption of interchip optical interconnections [3], [4], the rapid adoption of multicore processors in DC and HPC [5] with high demands on bandwidth density and efficiency [1] may necessitate new interconnect solutions for same-die global interconnects [6]–[9]. Given the rapid progress in CMOS compatible nanophotonics using III–V [10], Germanium [11] as well as Silicon-based [10]–[16] platforms, the on-chip adaptability of optical interconnects for global wires [17] needs to be revisited.

IN this paper, we develop a systematic framework for scaling nanophotonic interconnects by using device and systemlevel arguments. We use CMOS with integrated nanophotonic devices as an example platform but the analytical framework can be applied to other platforms (e.g., [10] and [11]). The



Fig. 1. Minimal nanophotonic link with an optical source, couplers, modulators, waveguide, and a detector. A serializer and deserializer are considered to obtain the optimum operating speed of the link. Tuning at both ends is assumed to operate the link at a specific wavelength.

device advances in couplers [18], low loss waveguides [19], modulators [20]–[24], switches [25]–[28], multiwavelength devices [29], [30], and detectors [31]–[35] can be put in context with the targets for on-chip integration using this framework.

We derive the total interconnect energy per bit, areal bandwidth density, and linear bandwidth density for a silicon photonic link considering the device parameters. We arrive at a minimal set of features for nanophotonic devices for building a scalable on-chip photonic network. We note that we limit our analysis to how photonic devices can be scaled to meet the on-chip interconnect energy/bit and bandwidth density requirements. We compare the energy/bit/mm, linear bandwidth density of the optical interconnect with generic interconnect targets for CMOS. A direct comparison with a future advanced low swing voltage (LSI) electrical on-chip interconnects is hard to achieve within the scope of this paper since such an analysis has to fundamentally comprehend the variability limits to LSI interconnects [59], [60].

#### II. FIGURES OF MERIT FOR NANOPHOTONIC INTERCONNECTS

We discuss four critical figures of merit for nanophotonic interconnects based on physical constraints of the optical and electrical properties of a silicon-based material system, namely, 1) energy consumption per bit E; 2) interconnect density  $\beta$ ; 3) single-channel bandwidth f; and 4) areal bandwidth density D.

### III. ENERGY/BIT OF A NANOPHOTONIC INTERCONNECT E

We derive the minimum bound for an optical interconnect electrical energy per bit considering the performance of the modulators, detectors, waveguide, and coupling insertion losses. For the following analysis, we have assumed a receiver less topology for optical interconnect as proposed in [36]. While this is not the optimal optical link design for all operating conditions (see Appendixes A and B), we believe that this provides reasonable

Manuscript received June 25, 2012; revised September 28, 2012 and November 20, 2012; accepted December 11, 2012. Date of publication January 11, 2013; date of current version April 3, 2013.

S. Manipatruni and I. A. Young are with the Components Research, Intel Corp., Hillsboro, OR 97124 USA (e-mail: sasikanth.manipatruni@intel.com; ian.young@intel.com).

M. Lipson is with the School of Electrical and computer engineering, Cornell University, Ithaca, NY 14850 USA and she is also with the Kavli Institute at Cornell, Ithaca, NY 14853 USA (e-mail: ml292@cornell.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSTQE.2013.2239262

direction for the optical device requirements when the on-chip detector capacitance is low [36], [37]. The total optical interconnect energy per bit can be written (in the absence of tuning power and serialization) as a sum of energy from the source and the electro-optic modulator's energy as

$$E_{\text{total}} = E_{\text{source, Detect}} + E_{\text{EO}} \tag{1}$$

where  $E_{\text{Source,Detect}}$  is the energy spent in the source laser and the detector energy;  $E_{\text{EO}}$  is the energy spent in electro-optic coding of the electrical information into an optical signal. A lower bound to the interconnect energy can be obtained by assuming that the detector needs to charge a capacitor of capacitance  $C_d$ to a voltage  $V_r$  corresponding to a specific CMOS node [36]. While this is an aggressive requirement, this assumption lets us derive a minimum bound for energy-per-bit requirements.  $E_{\text{source,Detect}}$  can be written in terms of drive laser parameters and insertion losses as

$$E_{\text{Source,Detect}} > \frac{\hbar\omega}{\eta_L \eta_D \eta_M \eta_C} \cdot \frac{V_r C_d}{e} \cdot 10^{\frac{\alpha L}{10}}$$
(2)

where  $V_r$  is the minimum voltage to which the detector capacitance is to be charged,  $\eta_L$  and  $\eta_D$  are the quantum efficiencies of the laser and detector normalized to the maximum values, respectively,  $\eta_C$  is the laser to waveguide coupling efficiency,  $\eta_D$  includes the waveguide to detector coupling efficiency,  $\eta_M$ is the modulator insertion loss,  $\alpha$  is the insertion loss of the waveguides in dB/cm, and L is the length of the interconnect in centimeter. The previous equation is a reasonable approximation for the following conditions: 1) the detector RC response is significantly faster than the optical pulsewidth, 2) the received optical power and extinction ratio exceeds the bit-error-rate requirement (see Appendix B) of the link, and 3) the collected optical power at the receiver is always adjusted to allow full voltage at the detector. We also note that an on-chip receiver drives a significantly lower load capacitance (a few transistor gate capacitances on the order of  $aF \cdot s$ ).

The minimum electro-optic conversion energy per bit  $E_{\rm EO}$ is arrived at using the modal volume of the modulator and the injected charge density for a given transmission change. We assumed a modulator drive voltage  $V_m$ , electro-optic modal volume  $\Theta$ , and the optical transmission change  $\Delta T$ . dT/dn is the spectral sensitivity of the optical device.  $dn/d\rho$  is the change in refractive index *n* versus carrier concentration  $\rho$  in the electrooptic device

$$E_{\rm EO} > \frac{V_m \Theta \Delta T}{\left(\frac{dn}{d\rho}\right) \left(\frac{dT}{dn}\right)}.$$
(3)

We show that an idealized nanophotonic interconnect in the absence of tuning power and electrical I/O overheads can achieve sub-100 fJ/bit/cm operation. Modulator switching energy approaching 10 fJ/bit can be expected in the near future in the depletion-based and ultralow modal volume modulators [23], [38]. Fig. 2 shows the energy versus distance scaling of a nanophotonic interconnect with  $E_{mod} = 10$  fJ/bit modulation energy,  $C_d = 1$  fF detector capacitance, 1 dB coupling loss, 1 dB modulator insertion loss, -1 dB detector efficiency, and 25% efficiency laser source. (See Appendix C.)



Fig. 2. Idealized interconnect energy/bit assuming no thermal tuning and compact modulators, detectors; 1 dB coupling loss, 1 dB modulator insertion loss, and -1 dB detector efficiency are assumed. Dotted lines show fixed energy/bit/length points.



Fig. 3. Effect of laser efficiency on the interconnect energy/bit in an idealized interconnect with no thermal tuning.

### A. Effect of Laser Efficiency on the Energy Per Bit

The power efficiency of the laser has a significant effect on the interconnect energy per bit. In Fig. 3 we show the interconnect energy per bit for varying laser efficiency (defined as optical output power versus electrical power supplied to the laser). The low inefficiency of the laser may arise due to several factors including the requirement for thermoelectric cooling, collection efficiency, and leakage power. At 5% wall plug efficiency, the interconnect energy/bit at 1-cm length can approach 50 fJ/bit/cm, for idealized interconnects with no tuning requirement. The effect of additional insertion loss due to routing and selective devices is described in Appendix E.

### *B.* Effect of Tuning Nanophotonic Devices to Offset Variability and Temperature Dependence

We show that higher operating speeds of the devices may allow for the averaging of the tuning power required over many bits in order to achieve low energy per bit. Tuning of nanophotonic devices is essential due to the intrinsic temperature dependence of refractive index of solid-state materials, wafer level



Fig. 4. Effect of tuning power on the interconnect energy/bit; assuming a 100  $\mu$ W/nm tuning mechanism [42] for transmitter and detector with 20 K tuning requirement.

variability, with run time operating temperature variability [39]. The total power including the tuning power for modulator and detector wavelength selective devices can be written as

$$E_{\text{total}} > \frac{\hbar\omega}{\eta_L \eta_D \eta_M \eta_C} \cdot \frac{V_r C_d}{e} \cdot 10^{\frac{\alpha L}{10}} + \frac{V_m \Theta \Delta T}{\left(\frac{dn}{d\rho}\right) \left(\frac{dT}{dn}\right)} + \frac{2}{B} P_{\text{tune}} \times \Delta \lambda$$
(4)

where we included the tuning power per nanometer of correction  $P_{tune}$  to correct the operating wavelength of the modulator and detector by  $\Delta\lambda$  and *B* is the bit rate of the link. In Fig. 4, we show the effect of the tuning power on the total interconnect energy. The constant power penalty due to tuning will mandate operation at higher speeds so that the tuning power can be shared among more bits per second.

Higher operating speeds of interconnects will be necessary to achieve an energy/bit below 100 fJ/bit/cm since the tuning power imposes a significant constraint on the energy efficiency of nanophotonic interconnects. As shown in Fig. 4, 100 fJ/bit energy targets can be reached only at 40 Gb/s when a 2 nm (20 °C) correction is required. The run time temperature control for the microprocessors is expected to be 20 °C with a spatial variation of 50 °C in temperature [39]. Hence, significant advances, in temperature-independent device operation [40] or highly efficient low overhead tuning schemes remain to be developed [41], [42]. We note that packaging and module level cooling may significantly change the tuning requirements.

### C. Effect of On-Chip Serialize–Deserialize Operations

We show that efficient electrical serialize and deserialize operations are essential to operate the optical links at higher operating speeds. We obtain the optimum operation speeds of the silicon optical interconnect by including the energy cost of serialize–deserialize (SerDes) operations and the tuning power.

We modeled the power penalty for SerDes operations as a constant energy per bit per serialization order. The total energy



Fig. 5. Effect of SerDes operations on the interconnect energy/bit; SerDes is employed for bit rate > 2x Fclock.

of the link can be written as:

$$E_{\text{total}} > \frac{\hbar\omega}{\eta_L \eta_D \eta_M \eta_C} \cdot \frac{V_r C_d}{e} \cdot 10^{\frac{\alpha L}{10}} + \frac{V_m \Theta \Delta T}{\left(\frac{dn}{d\rho}\right) \left(\frac{dT}{dn}\right)} + \frac{2}{B} P_{\text{tune}} \times \Delta \lambda + E_{\text{SD}} \frac{B}{2F_{\text{clock}}}$$
(5)

where  $F_{clock}$  is the system clock and  $E_{SD}$  is the energy-per-bit per serialization order N. The SerDes are used for scaling the bit rates beyond twice the system clock. The exact functional form for the SerDes operations can be different; however, it is commonly understood that the higher the bit rate and degree of serialization, the larger the energy for serializing and deserializing. In Fig. 5, we show the effect of SerDes power on the total energy-per-bit. Some recent examples of optimization for on-chip serial link SerDes are [52] and [53]. For a large SerDes energy of 50 fJ/bit per serialization order, we see that the minimum of the energy is obtained when no serialization takes place at  $2 * F_{clock}$  bit rate. However, for a lower SerDes energy (10 fJ/bit), the penalty due to SerDes is not significant enough to change the behavior of the interconnect energy. The minimum energy is then obtained when the interconnect is operated at the maximum possible drive conditions. (See Appendix D for SerDes energy scaling with CMOS technology node.)

We also study the effect of the system clock on the behavior of the total interconnect energy per bit considering tuning power, serialization as well as device insertion losses. The energy penalty due to serialization can be minimized by operating at the highest available system clock. We also assumed that a distributed clock is available throughout the chip. The clock distribution from the local source to the SerDes is considered local distribution and is ignored. We see that at a 5-GHz system clock, with a SerDes power of 10 fJ/bit/ operation and a tuning power of 100  $\mu$ W/nm, 150 fJ/bit operation can be achieved for all bit rates above 20 Gb/s.

### D. Total Interconnect Energy Dependence on Length

We study the total optical interconnect energy as a function of length including insertion losses, laser, modulator, and detector efficiency in Fig. 6. Cross-over points of the optical interconnect





Fig. 6. Total Energy of the optical interconnects versus length. Intercept points with various energy/bit/length are shown. Bit rates and SerDes energy corresponding to the minima in figure 6 are used for the example cases.



Fig. 7. Bandwidth density: the bandwidth density of the waveguide is given by the aggregate data rate in the waveguide divided by the separation of two consecutive waveguides in an array of waveguides.

energy/bit versus generic interconnects with a fixed energy/unit area are shown in Fig. 6. A high energy/bit interconnect such as a 1 pJ/cm interconnect [43] (e.g., a full swing interconnect with a swing voltage of 0.68 V (ITRS 2011\_ORTC-6,  $V_{dd}$  for high performance) and capacitance of 140 aF/ $\mu$ m (ITRS Table 2011\_INTC2, 2020) will have cross over points as low as a few millimeter. However, an energy-efficient interconnect with 100 fJ/cm [44], [59] will have a longer cross over point. It remains to be seen if the emerging electrical interconnects can meet the on-chip bit error rate and variability requirements [59], [60] given the high aggregated bandwidth of microprocessors [61]. We believe that given the number of interconnects and the aggregated bandwidth in the microprocessor application of interconnects, error correction will be limited due to latency area and power considerations.

# IV. LINEAR INTERCONNECT BANDWIDTH DENSITY OF A NANOPHOTONIC INTERCONNECT $\beta$

Linear bandwidth density (LBD) of an interconnect is the bandwidth (*B* in bits/ $\mu$ m·s) of an interconnect normalized for the width of the interconnect. The interconnect density on a microprocessor scales as the wire pitch of interconnects scale as per ITRS requirements.

The fundamental limit to optical interconnect density is greatly enhanced by the high central carrier frequency and the ability to multiplex a large number of wavelengths [45]. For a nanophotonic waveguide array comprised of waveguides of width W, separated in a pitch of P, the bandwidth density (per



Fig. 8. Interconnect density of optical WDM links and global wires. With ITRS targets for intermediate wires. IWP: intermediate wire pitch.

micron) can be written as

$$\beta_{\text{Optical}} = \frac{NB}{P} = NB \left( 0.12 \log_e(\frac{56.6L}{\pi}) \right)^{-1} \qquad (6)$$

where N is the number of wavelength divison multiplexing (WDM) channels, B is the single-channel bandwidth, P is the waveguide pitch, and L (in microns) is the crosstalk distance in microns. The pitch is the waveguide center to center pitch calculated for 250 nm (height)  $\times$  450 nm (width) waveguides such that a 3 dB coupling to the closest waveguide takes place for TE mode over a length of L (in microns) [46]. Novel CAD methods and wavelength allocation methods to separate the waveguides can reduce the effective pitch. Note that unlike the electrical case, the optical bandwidth density is not a strong function of the length of propagation. The dispersion effects enter the analysis as a secondary effect over several meters of propagation [47] enabling 1 Tb/s on a waveguide using WDM [45], thus indicating bandwidth density limits exceeding 10<sup>12</sup> bits/ $\mu$ m·s.

## A. Length Dependence of Interconnect Linear Bandwidth Density

Typical ITRS projections for electrical interconnect density at intermediate lengths are in the order of 20–200 Gb/s· $\mu$ m. Given the scaling trends for the intermediate wires from 76 (2011) to 24 nm (2020), the electrical wires will increasingly be limited in BW density for longer distances (100 to 500  $\mu$ m, arising from electromagnetic interference, etc). Fig. 8 shows the LBD for optical WDM waveguides plotted with a benchmark 1  $\mu$ m intermediate wire interconnect at 100 Gb/s/ $\mu$ m. For > 150 Gb/s· $\mu$ m over global/intermediate distances (up to cm), an 8 × 40 Gb/s WDM will be essential.

# *B.* Considerations on Scaling the Number of Channels Using Microresonators

Here, we analyze two critical design considerations for scaling the bandwidth density using WDM: 1) the channel spacing and 2) the total number of channels set by cavity-free spectral range. We use first-order optical microring resonators as example resonators. We note that in general variety of microresonators and higher order designs can be employed. The wavelength spacing between the resonators can be controlled by considering the effect of waveguide and material dispersion. The functional dependence of resonance position of the rings can be given by

$$\lambda_k = \frac{2\pi (r + \delta r(k)) n_{\text{eff}}(\lambda_k)}{r n_{\text{eff}}(\lambda_0)} \lambda_0 \tag{7}$$

where  $\lambda_k$  is the position of the optical resonance of the *k*th microring, *r* is the radius of the base microring resonant, and  $\lambda_0$  is the radius perturbation introduced in the *k*th ring. We note that for a WDM microring bank spanning several tens of nm  $\delta r(k)$  will be a nonlinear spacing variation obtained by including the variation in  $n_{\text{eff}}$  ( $\lambda_0 + \delta \lambda$ . k) due to strong waveguide dispersion of high-index contrast systems [45], waveguide bending and the material dispersion of the media. The channel spacing is also affected by the amplitude and phase cross talk due to off resonant interaction with the adjacent channels.

A second consideration is the free spectral range of the resonators to enable a large wavelength range for packing the WDM channels. The maximum number of channels that can be packed in a WDM system using microrings of radii  $r + \delta r(k)$  with uniformly spaced channels at spacing  $\delta\lambda$  is given by

$$N = \frac{\Delta}{\delta\lambda} = \frac{\lambda_0}{\delta\lambda} \left( 1 - \frac{m}{1+m} \frac{n_{\text{eff}}(\lambda_0 + k\delta\lambda)}{n_{\text{eff}}(\lambda_0)} \right) \tag{8}$$

where floor N is the number of channels,  $\Delta$  is the free spectral range in wavelength, and  $m=2\pi r n_{\text{eff}}(\lambda_0)/\lambda_0$  is the mode order for the base microring. For example a microring resonator of 1.5  $\mu$ mradius can have an FSR of 62 nm allowing a large number of WDM channels [62]. One can see that a considerable design space is available using microresonators to meet the linear bandwidth density requirement.

# V. SINGLE-CHANNEL BANDWIDTH OF A NANOPHOTONIC INTERCONNECT F

The limit to single-channel bandwidth is decided by the operation speed of the receiver and transmitter. The fundamental limits to the electro-optic device speed are given by free carrier response times [20]–[23], [36] or electro-optic material response time or the driving capacitor time constant [15]. For photodetectors and free carrier dispersion modulators

$$f_{\rm EO/OE} < \frac{1}{\tau_{\rm min}} = \frac{v_{\rm sat}}{nw} \tag{9}$$

where  $v_{\text{sat}}$  is the saturation velocity of carriers in silicon (set by the optical phonon dispersion), typical values of ~10<sup>7</sup> cm/s (for Si, Ge, and III-Vs),  $w = \lambda/15-103$  nm is space rate of decay of the evanescent field of the waveguide [50], and *n* is the arbitrary factor chosen such that  $e^{-n}$  gives the factor by which the evanescent field decays. The typical clearance for placing thin film planar doped regions next to nanophotonic waveguides can be estimated to be  $3\lambda/15-310$  nm.

The switching speed of a scaled electrooptic device driven by a scaled single-stage digital logic driver is [54]

$$f_{\rm Drive} < f_{\rm EO/OE} = \left(\frac{C_n V_n}{I_n} \left(3\frac{I_{\rm mod}}{I_n} + 1.5\right)\right)^{-1} \quad (10)$$



Fig. 9. Bandwidth of a direct logic driven electro-optic nanophotonic device for scaled CMOS nodes.

where  $C_n$ ,  $V_n$ , and  $I_n$  are the capacitance, voltage, and current of a minimum sized transistor at a given technology node, respectively, and  $I_{modulator}$  is the peak current through the modulator. We plot the maximum switching speed of the direct logic drive as a function of the drive current for the modulator in Fig. 9. Gate lengths, voltages, and delays are taken from ITRS HPC PIDS [1]. The voltage and current drive requirements for the EO devices, therefore, should be compatible with scaled CMOS for high-speed operation. The voltage and current drive requirements for the EO devices, therefore, should be compatible with scaled CMOS for the high-speed operation.

### VI. AREAL BANDWIDTH DENSITY OF NANOPHOTONIC COMPONENTS (*D* IN BITS/MM<sup>2</sup>)

Areal bandwidth density (ABD) of nanophotonic (transmitters/receivers) is the bandwidth generation/receiving capacity of components divided by the area of the device. The area taken by the wires and waveguides themselves is separately accounted for in the prior, interconnect bandwidth density metric. The role of ABD is to quantify the footprint taken by optical components to provide a certain bandwidth capacity. The modal volume of modulators as well as detectors enhanced by resonance effects is ultimately limited by diffraction limits

$$D_{\text{optical}} \equiv \frac{f}{\text{Area}} < \frac{v_{\text{sat}}}{nw} \left(\frac{\lambda}{2N}\right)^{-2}$$
 (11)

where N is the index refractive index of the guiding medium. The density will have to be adjusted to allow for the driver and receiver circuits (as shown by the driver scaling in Section V). A 1.5- $\mu$ m radius modulator operating at 10 Gb/s will reach bandwidth density of 1400 Tbit/s.mm<sup>2</sup> [38]. Improved speed, 3-D integration, and ultrasmall modal volumes may be necessary for meeting the CMOS ABD requirements.

### VII. DEVICE REQUIREMENTS FOR SCALABLE NANOPHOTONIC INTERCONNECTS

Based on the figures of merit proposed earlier, we present a minimal set of optical device requirements for replacing CMOS global interconnects. However, we note that specific device





requirements derived previously are for a single direct link and not a networked topology [6]–[9]. Four minimal features to enable optical components on-chip are as follows.

- 1) *High bandwidth, Broadband devices*: Higher speed of operation will allow large interconnect densities and offset the tuning power to reduce the energy/bit. Target speeds are in 10 to 40 Gb/s for modulators with switch bandwidths to allow switching of 40 Gb/s signals.
- 2) *Compactness:* The dimensions of modulator, detector, switches, and delays directly contribute to the areal density of interconnects and reduce the energy per bit. The target sizes of the modulators and detectors are less than  $1 \ \mu m^2$ . ABD > 500 Tbit/mm<sup>2</sup> ·s and footprint <  $10 \ \mu m^2$  are essential to meet the requirements of future interconnects.
- Multiwavelength: Multiple wavelength operation is essential for the linear interconnect density scaling. WDM is ideally suited for an on-chip optical interconnect due to complexity, foot print, and optical insertion loss considerations.
- 4) CMOS Compatibility: The modulators, detectors, and switches must operate with available voltage and current requirements of digital CMOS. Compatibility in drive currents and voltages must be ensured so that future technology nodes may allow for direct logic drive operation of the interconnect components.

### VIII. CONCLUSION

We introduce an analytical framework for scaling nanophotonic interconnects to meet the energy and footprint requirements of CMOS global interconnects. We emphasize that the goal of this paper is to lay out a framework for a scaling path for

TABLE II DEVICE REQUIREMENTS FOR SUB 100 fJ/bit CMOS NANOPHOTONIC INTERCONNECTS\*

Feature	Target	E.g.	
Component Speed	>40 Gbit/s	10-50 Gbit/s [20-35]	
<b>WDM channels</b> (Number of channels/waveguide)	>8	>4 [29, 30, 34]	
<b>Modulator</b> (Switching Energy/bit)	<10 fJ/bit	<10 fJ/bit [23, 38]	
<b>Detector</b> (Effective Capacitance & Quantum Efficiency)	1 fF, > -1 dB @ 40 Gb/s	2fF [31-35, 55]	
Operating Voltages, Current (Modulator Drive and Detector Out)	~ 600 mV (1.2 V differential), < 1 mA	150 mV [38]	
Waveguide Losses (High Confinement)	< 1 dB/cm	6dB/cm [e.g. 56]	
<b>Coupling Loss</b> (Single Mode Fiber to waveguide)	< 1dB	[e.g. 57]	
Laser Quantum Efficiency	> -6 dB	-9 dB [e.g. 58]	
Serialization- Deserialization	< 10 fJ/bit	see Appendix C	
<b>Tuning Power</b> (@ Inm/C change for low modal volume devices)	100 μW/nm	225 µW/nm [e.g. 42]	
<b>Operating Range</b>	20 K run- time	50 K	
		[e.g. 40]	

\*We provide one possible set of device parameters. A large range of devices may meet the requirement with appropriate tradeoffs and appropriate scaling. The experimental devices typically demonstrate best performance only in one or few metric.

optical devices and not provide a direct comparison with the several emerging promising technologies such as LSI modulation. The adoption of any of the emerging technologies including photonic interconnects depends not only on the aforementioned figures of merits but on a combination of the HPC computing requirements, activity factors, cost, robustness to variations, and noise margins. The following conclusions can be drawn for the photonic technology scaling requirements for CMOS global interconnects.

- Scaling link bandwidth to 40 Gb/s and beyond can enable competitive energy/bit and areal bandwidth density. Improvement in link speed must be accompanied by improvement in SerDes operation.
- Scaling the operational voltages of all electro-optics (< 0.6 V) to follow the CMOS voltage scaling is desirable.</li>
- 3) Scaling the number of wavelengths per waveguide is essential to meet the linear bandwidth density of the global interconnects.
- 4) Fundamental limitations to the compactness of the optical devices may mandate 3-D integration. If a viable 3-D

integration scheme does emerge, the photonic device layer may be unconstrained in area.

- 5) Improvement in thermal stability of the electro-optic detectors and modulators and passive elements beyond  $10 \,\mu$ W/K is essential for stable operation of the links. The goal is to provide the performance with no change in the module level thermal management.
- 6) High conversion efficiency lasers (>25%) and low insertion loss (<8 dB) modulation, wave guiding, and detection schemes are essential for low energy/bit operation.

With the appropriate scaling of device performance, photonic CMOS for on-chip interconnects may emerge as a technology for high-performance computing applications in the CMOS/beyond CMOS era.

### APPENDIX A DERIVING OPTICAL LINK ENERGY

The energy-per-bit of  $E_{\text{Source,Detector}}$  can be derived as follows. At the detector end, the charge through the detector for 1 ON bit (and current) is given by

$$Q_{\text{injected}} = C_d V_r, \quad i_{\text{detector}} = C_d V_r B.$$
 (A1)

The incident optical energy at the detector can be written as

$$E = \frac{P_{\text{detector}}}{B} = \frac{\hbar\omega}{\eta_d} \frac{C_d V_r}{e}.$$
 (A2)

which gives the total electrical energy as

$$E_{\text{Source,Detect}} > \frac{\hbar\omega}{\eta_L \eta_D \eta_M \eta_C} \cdot \frac{V_r C_d}{e} \cdot 10^{\frac{\alpha L}{10}}.$$
 (A3)

### APPENDIX B BIT ERROR CONSTRAINTS AT THE RECEIVER

For an N node interconnect network operating at frequency f, the tolerable error rate  $P_{req}$  for operating with a failure rate of R over time T is [60]

$$P_{\rm req} < \frac{R}{NfT}.$$
 (B1)

For 10 000 on-chip global interconnects operating at 5 GHz with a failure rate of  $10^{-6}$  over a lifetime of ten years, the required error rate is  $6.3 \times 10^{-29}$ .

Following Beausolil *et al.* [37], the mean number of photons required in an ON pulse for an error rate of P, for a modulation depth (1-M), and for the OFF state of the light pulse is

$$n_{\min} \approx \frac{-2\ln P}{\eta M^2} \left( 2 - M + 2\sqrt{1 - M - \frac{M^2}{2\ln P} \frac{2kTC_d}{e^2}} \right)$$
(B2)

where  $\eta$  is the total quantum efficiency of the detector. For a target error rate of  $10^{-29}$ , this corresponds to 823 collected photons per "ON" pulse at a detector capacitance 1 fF; modulation depth of M = 0.9 (extinction ratio =  $-10 \text{Log}_{10}(1-M) = 10 \text{ dB}$ ).

The effect of modulation depth on the required optical power at the receiver (for a 40-Gbit/s signal) is shown in Fig. 10. The minimum number of collected photons required at the given extinction ratio is also shown. Under the assumption of full



Fig. 10. Minimum optical power at a receiver less detector for BER  $10^{-29}$ .

charging of the detection capacitor (i.e., collected photons =  $C_d V/e = 6240$ ), we can see that the tolerable extinction ratio at the receiver is 1.4 dB. Hence, the degradation of the modulated optical signal due to insertion loss should not affect the BER for low insertion losses (<8 dB). For the analysis of this paper, we assumed that the modulators are maintained at optimal modulation depth using a tuning mechanism. We note that the previously received optical power is a lower limit for a receiver less detector. The degradation of SNR due to a TIA has to be accounted for in a receiver-based system [63].

## APPENDIX C EO MODULATOR ENERGY FOR ELECTRO-OPTIC POLYMER MODULATORS

A second common class of modulators compatible with CMOS is electro-optic polymer modulators [15]. The scaling with electro-optic properties for such modulators is as follows:

$$E_{\rm EO} > C_m V_m^2 = \frac{C_m \Delta T^2}{\left(\frac{dT}{dn}\right)^2 \chi^2} \tag{C1}$$

where  $C_m$  is the modulator capacitance,  $\Delta T$  is the modulation depth at the modulator, and  $\chi$  is the voltage electro-optic coefficient. The square law dependence with  $\chi$  and  $\Delta T$  are in contrast with carrier injection modulators.

### APPENDIX D SCALING ESTIMATE FOR SERDES ENERGY

We arrived at an energy/bit/N (N = order of the SerDes multiplexing) scaling estimate assuming equal time performance at a given node. For equal time response, the ratio of the total channel width of the SerDes circuit is (for 32 nm CMOS versus 11 nm CMOS)

$$r_w = \frac{\sum W_{11}}{\sum W_{32}} = \frac{C_{g11}V_{11}J_{32}}{C_{g32}V_{32}J_{11}} \approx 0.2696.$$
(D1)

The ratio of the energy/bit/N can be estimated as

$$r_E = \frac{C_{g11}V_{11}^2 \sum W_{11}}{C_{g32}V_{32}^2 \sum W_{32}} \approx 0.0797.$$
 (D2)

Equations D1 and D2 use the values from ITRS 2011, PIDS2 HP CMOS Table III [1].

Symbol	Parameter	32 nm	11nm (MG)
С <sub>g</sub> (fF/µm)	Ideal Gate Capacitance	$C_{g32} = 0.658$	$C_{g11} = 0.338$
V (V)	HP Power supply	V <sub>32</sub> = 0.87	V <sub>11</sub> = 0.66
J (μΑ/μm)	NMOS drive current	$J_{32} = 1367$	$J_{11} = 1976$

TABLE III ITRS 2011, PIDS2 HP CMOS TABLE



Fig. 11. Effect of insertion loss on the energy/bit.

The estimated SerDes power at 32 nm under a global on-chip synchronous clock without clock recovery is 27 fJ/bit/N [53]. Using the projected scaling ratio of 0.0797, at 11 nm node the estimated energy/bit/order is 2.16 fJ/bit/N (nonideal gate capacitance as predicted by ITRS increases this projected value to 3.35 fJ/bit/N). To study the effect of the SerDes, we have included a wide range of energy estimates of 100 fJ/bit/N to 10 fJ/bit/N in this paper.

### APPENDIX E EFFECT OF INSERTION LOSSES

The energy/bit of the optical interconnect is affected by the insertion losses due to the passive and active optical components. The insertion losses may arise from nonresonant modulator loss, mux, demux filters, and waveguide crossing losses. The change in energy/bit due to total insertion losses is shown in Fig. 11. Insertion losses can also play a major role if the degradation in extinction ratio at the detector reduces the received extinction rate. For example, in Appendix D, if the extinction ratio (of the received bits) reduces below 1.4 dB due to insertion loss, the interconnect will be BER limited. (For a modulator ER of 10 dB, this places an 8.6 dB limit on IL.)

#### REFERENCES

- [1] International Technology Roadmap for Semiconductors, ITRS, 2011.
- [2] M. R. Nelson, "Building an open cloud," Science, vol. 324, pp. 1656-
- 1657, Jun. 26, 2009.[3] H. Liu, C. Lam, and C. Johnson, "Scaling optical interconnects in datacenter networks opportunities and challenges for WDM," in *Proc. 18th*
- IEEE Symp. High-Performance Interconnects, 2010, pp. 113–116.
  [4] A. Alduino and M. Paniccia, "Interconnects: Wiring Electron light," Nat. Photon., vol. 1, pp. 153–155, 2007.
- [5] [Online]. Available: http://www.intel.com/content/www/us/en/processorcomparison/processor-specifications.html?proc = 53580 L

- [6] C. Batten *et al.*, "Designing chip-level nanophotonic interconnection networks," *IEEE J. Emerg. Select. Topics Circuits Syst.*, vol. 2, no. 2, pp. 137– 153, Jun. 2012.
- [7] A. Shacham, K. Bergman, and L. P. Carloni, "The case for low-power photonic networks on chip," in *Proc. 44th Annu. Design Autom. Conf.*, 2007, pp. 132–135.
- [8] N. Kirman et al., "Leveraging optical technology in future bus-based chip multiprocessors," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchit., Dec. 9–13, 2006, pp. 492–503.
- [9] D. Vantrease *et al.*, "Corona: System implications of emerging nanophotonic technology," in *Proc. 35th Annu. Int. Symp. Comput. Archit.*, 2008, pp. 153–164.
- [10] D. Liang and J. E. Bowers, "Integrated optoelectronic devices on silicon," *MRS proc.*, vol. 1396, 2012.
- [11] J. Liu et al., "Ge-on-Si optoelectronics," Thin Solid Films, vol. 520, pp. 3354–3360, 2012.
- [12] R. G. Beausoleil, "Large-scale integrated photonics for high-performance interconnects," J. Emerg. Technol. Comput. Syst., vol. 7, no. 2, Jul. 2011.
- [13] M. Asghari and A. V. Krishnamoorthy, "Silicon photonics: Energyefficient communication," *Nat. Photon.*, vol. 5, pp. 268–270, 2011.
- [14] R. Nagarajan et al., "Large-scale InP photonic integrated circuits," IEEE J. Sel. Topics Quantum Electron., vol. 13, no. 1, pp. 22–31, Jan./Feb. 2007.
- [15] I. A. Young *et al.*, "Optical I/O technology for tera-scale computing," *IEEE J. Solid-State Circuits*, vol. 45, no. 1, pp. 235–248, Jan. 2010.
- [16] M. Lipson, "Silicon photonics: The optical spice rack, Electron," *Electron. Lett.*, vol. 45, no. 576, 2009.
- [17] M. J. Kobrinsky *et al.*, "On-chip optical interconnects," *Intel Technol. J.*, vol. 8, no. 2, pp. 129–141, May 2004.
- [18] V. R. Almeida, R. R. Panepucci, and M. Lipson, "Nanotaper for compact mode conversion," *Opt. Lett.*, vol. 28, pp. 1302–1304, 2003.
- [19] D. Dai *et al.*, "Passive technologies for future large-scale photonic integrated circuits on silicon: Polarization handling, light non-reciprocity and loss reduction," *Light: Sci. Appl.*, Mar. 29, 2012.
- [20] L. Liao et al., "40 Gbit/s silicon optical modulator for high-speed applications," *Electron. Lett.*, vol. 43, pp. 1196–1197, 2007.
- [21] S. Manipatruni, Q. Xu, B. Schmidt, J. Shakya, and M. Lipson, "High speed carrier injection 18 Gb/s silicon micro-ring electro-optic modulator," in *Proc. Annu. Meet. Lasers Electro-Opt. Soc.*, 2007, pp. 537–538.
- [22] P. Dong et al., "Low Vpp, ultralow-energy, compact, high-speed silicon electro-optic modulator," Opt. Express, vol. 17, pp. 22484–22490, 2009.
- [23] M. R. Watts et al., "Ultralow power silicon microdisk modulators and switches," in Proc. Int. Conf. Group IV Photonics, 2008, pp. 4–6.
- [24] J. Zhang, T.-Y. Liow, G.-Q. Lo, and D.-L. Kwong, "10 Gbps monolithic silicon FTTH transceiver without laser diode for a new PON configuration," *Opt. Expr.*, vol. 18, pp. 5135–5141, 2010.
- [25] Y. Goebuchi, T. Kato, and Y. Kokubun, "Fast and stable wavelengthselective switch using double-series coupled dielectric microring resonator," *IEEE Photon. Technol. Lett.*, vol. 18, pp. 538–540, 2006.
- [26] M. A. Popović et al., "Transparent wavelength switching of resonant filters," in Proc. Conf. Lasers Electro-Optics, 2007.
- [27] H. L. R. Lira, S. Manipatruni, and M. Lipson, "Broadband hitless silicon electro-optic switch for on-chip optical networks," *Opt. Express*, vol. 17, pp. 22271–22280, 2009.
- [28] J. Van Campenhout, W. M. J. Green, S. Assefa, and Y. A. Vlasov, "Low-power, 2×2 silicon electro-optic switch with 110-nm bandwidth for broadband reconfigurable optical networks," *Opt. Expr.*, vol. 17, pp. 24020– 24029, 2009.
- [29] S. Manipatruni, L. Chen, and M. Lipson, "Ultra high bandwidth WDM using silicon microring modulators," *Opt. Expr.*, vol. 18, pp. 16858–16867, 2010.
- [30] A. Liu et al., "200 Gbps photonic integrated chip on silicon platform," in Proc. 5th IEEE Int. Conf. Group IV Photonics, 2008, pp. 368–370.
- [31] J. Liu et al., "Tensile strained Ge p-i-n photodetectors on Si platform for C and L band telecommunications," *Appl. Phys. Lett.*, vol. 87, pp. 011110-1–011110-3, 2005.
- [32] L. Vivien *et al.*, "High speed and high responsivity germanium photodetector integrated in a silicon-on-insulator microwaveguide," *Opt. Expr.*, vol. 15, pp. 9843–9848, 2007.
- [33] T. Yin et al., "31GHz Ge n-i-p waveguide photodetectors on silicon-oninsulator substrate," Opt. Expr., vol. 15, pp. 13965–13971, 2007.
- [34] L. Chen and M. Lipson, "Ultra-low capacitance and high speed germaniumphotodetectors on silicon," *Opt. Expr.*, vol. 17, pp. 7901–7906, 2009.
- [35] S. Assefa et al., "CMOS-integrated high-speed MSM germanium waveguide photodetector," Opt. Expr., vol. 18, pp. 4986–4999, 2010.
- [36] D. A. B. Miller, "Device requirements for optical interconnects to silicon chips," *Proc. IEEE*, vol. 97, no. 7, pp. 1166–1185, Jul. 2009.

- [37] R. G. Beausoleil *et al.*, "Nanoelectronic and nanophotonic interconnect," *Proc. IEEE*, vol. 96, no. 2, pp. 230–247, Feb. 2008.
- [38] S. Manipatruni, K. Preston, L. Chen, and M. Lipson, "Ultra-low voltage, ultra-small mode volume silicon microring modulator," *Opt. Expr.*, vol. 18, no. 17, pp. 18235–18242, 2010.
- [39] F. J. Mesa-Martinez *et al.*, "Measuring performance, power, and temperature from real processors," in *Proc. Workshop Exp. Comput. Sci.*, San Diego, CA, 2007.
- [40] B. Guha, K. Preston, and M. Lipson, "Athermal silicon microring electrooptic modulator," *Opt. Lett.*, vol. 37, pp. 2253–2255, 2012.
- [41] I. W. Frank *et al.*, "Programmable photonic crystal nanobeam cavities," *Opt. Expr.*, vol. 18, pp. 8705–8712, 2010.
- [42] P. Dong et al., "Thermally tunable silicon racetrack resonators with ultralow tuning power," Opt. Expr., vol. 18, pp. 20298–20304, 2010.
- [43] R. Ho, "On-Chip Wires: Scaling and Efficiency," Ph.D. dissertation, Dept. Elec. Eng., Stanford Univ., Stanford, CA, 2003.
- [44] B. Kim and V. Stojanovic, "Modeling and design framework: Equalized and repeated interconnects for networks-on-chip," *IEEE Design Test Comput.*, vol. 25, no. 5, pp. 430–439, 2008.
- [45] B. G. Lee et al., "Ultrahigh-bandwidth silicon photonic nanowire waveguides for on-chip networks," *IEEE Photon. Technol. Lett.*, vol. 20, no. 6, pp. 398–400, May 15, 2008.
- [46] S. Manipatruni, L. Chen, and M. Lipson, "Ultra high bandwidth WDM using silicon microring modulators," *Opt. Expr.*, vol. 18, pp. 16858–16867, 2010.
- [47] H. K. Tsang, C. S. Wong, T. K. Liang, I. E. Day, S. W. Roberts, A. Harpin, J. Drake, and M. Asghari, "Optical dispersion, two-photon absorption and self-phase modulation in silicon waveguides at 1.5 μm wavelength," *Appl. Phys. Lett.*, vol. 80, pp. 416–418, 2002.
- [48] D. A. B. Miller and H. M. Ozaktas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture," *J. Parallel Distrib. Comput.*, vol. 41, p. 4252, 1997.
- [49] P. Moon et al. (Jun. 2008). Process and electrical results for the ondie interconnect stack for intel's 45 nm process generation, *Intel Technol.* J. [Online]. Available: http://www.intel.com/technology/itj/2008/v12i2/2process/1-abstract.htm
- [50] J. Robinson, S. Preble, and M. Lipson, "Imaging highly confined modes in sub-micron scale silicon waveguides using transmission-based near-field scanning optical microscopy," *Opt. Exp.*, vol. 14, pp. 10588–10595, 2006.
- [51] A. M. El-Moursy and E. G. Friedman, "Optimum wire sizing of RLC interconnect with repeaters, Integration," *Integr. VLSI J.*, vol. 38, no. 2, pp. 205–225, Dec. 2004.
- [52] S. Safwat, E. E. Hussein, M. Ghoneima, and Y. Ismail, "A 12 Gbps all digital low power SerDes transceiver for on-chip networking," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2011, pp. 1419–1422.
- [53] A. Carpenter, J. Hu, J. Xu, M. Huang, and H. Wu, "A case for globally shared-medium on-chip interconnect," in *Proc. Int. Symp. Comput. Archit.*, 2011, pp. 271–282.
- [54] [Online]. Available: http://www.itrs.net/links/2005itrs/Linked%20Files/ 2005Files/SystemDrivers%20and%20Design/FO4Writeup.pdf.
- [55] L. Chen, K. Preston, S. Manipatruni, and M. Lipson, "Integrated GHz silicon photonic interconnect with micrometer-scale modulators and detectors," *Opt. Express*, vol. 17, pp. 15248–15256, 2009.
- [56] J. Orcutt *et al.*, "Low-loss polysilicon waveguides fabricated in an emulated high-volume electronics process," *Opt. Exp.*, vol. 20, pp. 7243–7254, 2012.
- [57] J. Lu and J. Vukovic, "Objective-first design of high-efficiency, smallfootprint couplers between arbitrary nanophotonic waveguide modes," *Opt. Expr.*, vol. 20, pp. 7221–7236, 2012.
- [58] T. Shindo *et al.*, "GaInAsP/InP lateral-current-injection distributed feedback laser with a-Si surface grating," *Opt. Expr.*, vol. 19, no. 3, pp. 1884– 1891, Jan. 2011.
- [59] S. Park et al., "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45 nm SOI," in Proc. IEEE 49th Design Automat. Conf., 2012, pp. 398–405.
- [60] J. Chen, Self Calibrating On Chip Interconnects, Ph. D. dissertation, Dept. elec. Eng., Stanford Univ., Stanford, CA, USA, 2012.
- [61] A. Naeemi and J. D. Meindl, "An upper limit for aggregate I/O interconnect bandwidth of GSI chips constrained by power dissipation," in *Proc. Interconnect Technol. Conf.*, Jun. 7–9, 2004, pp. 157–159.
- [62] X., Qianfan, D. Fattal, and R. G. Beausoleil, "Silicon microring resonators with 1.5-μm radius," Opt. Expr., vol. 16, no. 6, pp. 4309–4315, 2008.
- [63] A. V. Krishnamoorthy *et al.*, "Progress in low-power switched optical interconnects.Selected Topics in Quantum Electronics," *IEEE J.*, vol. 17, no. 2, pp. 357–376, Mar/Apr. 2011.



Sasikanth Manipatruni (M'07) received the Graduation degree in electronic engineering from the Indian Institute of Technology, Delhi, India, and the Ph.D. degree in silicon photonics from Cornell University, Ithaca, New York, USA.

He is a Research Scientist in the Exploratory Integrated Devices and Circuits group in Intel Components Research, Hillsboro, OR, USA. He is involved in emerging novel devices to identify beyond CMOS logic technologies.. During his Ph.D., he was a coinventor of several silicon photonic devices including

the first 18 Gb/s microring modulator, first GHz polysilicon modulator, EO switches, and silicon nanophotonic links.EE. He was a national science fellow Kishore Vaigyanik Protsahan Yojana of the Indian Institute of Sciences (1999–2001); he was at Swiss Federal Institute of Technology, Zurich, Switzerland, in 2004 and Inter University center for astronomy and astrophysics in 2001. He has 20 patent applications in nanophotonics, MRI, spintronics and 50 peer-reviewed journal and conference papers.

Dr. Manipatruni serves as a Peer Reviewer for the OSA, IEEE, and Nature Photonics.



**Michal Lipson** (SM'07–F'13) received the B.S., M.S., and Ph.D. degrees in physics in the Technion— Israel Institute of Technology, Haifa, Israel.

In December 1998, she joined the Department of Material Science and Engineering, Massachusetts Institute of Technology (MIT) as a Postdoctoral Associate. In 2001, she joined the School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA, where she is currently an Associate Professor. She is the inventor of 12 patents regarding novel micron-size photonic structures for

light manipulation. She is the author or coauthor of more than 100 papers in the major research journals in physics and optics. Her research interest at Cornell includes novel on-chip nanophotonic devices.

Dr. Lipson is the McArthur Fellow and a Fellow of the Optical Society of America. She received the National Science Foundation CAREER Award, IBM Faculty Award, and Blavatnik award, NY state academy of science.



Ian A. Young (M'78–SM'96–F'99) was born in Melbourne, Vic., Australia. He received the Bachelor's and Master's degrees ifrom the University of Melbourne, Melbourne and the Ph.D. degree from the University of California, Berkeley, USA, in 1978, all in electrical engineering. He did the pioneering research on MOSFET switched-capacitor filters from the University of California. He is responsible for defining future circuit directions with emerging novel devices and identifying leading options to manufacture solid-state integrated circuits in the beyond-

CMOS era. He joined Intel in 1983. Starting with the development of circuits for the world's first 1 Mb CMOS DRAM, and first  $1-\mu$ m 64 K SRAM, he then led the design of three generations of SRAM products and manufacturing test vehicles, and developed the original phase-locked loop (PLL)-based clocking circuit in a microprocessor while working on the 50-MHz Intel 486 processor design. He subsequently developed the core PLL clocking circuit building blocks used in each generation of Intel microprocessors through the 0.13-µm 3.2 GHz Pentium 4. From 2001 to 2010, he led a circuit design team doing research and development of analog mixed-signal high-speed serial I/O circuits for microprocessors and wireless RF CMOS synthesizers and transceiver circuits, in conjunction with the development of Intel's 90-22-nm process technology. He has also led research to enable optical I/O for microprocessors. He is currently a Senior Fellow and Director of Exploratory Integrated Circuits Group in Intel Corporation's Technology and Manufacturing Group, Hillsboro, OR, USA. Prior to Intel, he worked on analog/digital integrated circuits for telecommunications products at Mostek Corporation. He holds 57 issued patents in integrated circuits and has authored or coauthored more than 50 technical papers.

Dr. Young has received three Intel Achievement Awards. He served as the Technical Program Committee Chairman of the 2005 International Solid-State Circuits Conference, and the 1998 chairman of the Symposium on Very Large Scale Integration Circuits. He is a three-time Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He also received the 2009 International Solid-State Circuits Conference's Jack Raper Award for Outstanding Technology Directions Paper.